电气自动化 专业 毕业设计英文翻译.docx

上传人:b****8 文档编号:12507541 上传时间:2023-06-06 格式:DOCX 页数:28 大小:226.02KB
下载 相关 举报
电气自动化 专业 毕业设计英文翻译.docx_第1页
第1页 / 共28页
电气自动化 专业 毕业设计英文翻译.docx_第2页
第2页 / 共28页
电气自动化 专业 毕业设计英文翻译.docx_第3页
第3页 / 共28页
电气自动化 专业 毕业设计英文翻译.docx_第4页
第4页 / 共28页
电气自动化 专业 毕业设计英文翻译.docx_第5页
第5页 / 共28页
电气自动化 专业 毕业设计英文翻译.docx_第6页
第6页 / 共28页
电气自动化 专业 毕业设计英文翻译.docx_第7页
第7页 / 共28页
电气自动化 专业 毕业设计英文翻译.docx_第8页
第8页 / 共28页
电气自动化 专业 毕业设计英文翻译.docx_第9页
第9页 / 共28页
电气自动化 专业 毕业设计英文翻译.docx_第10页
第10页 / 共28页
电气自动化 专业 毕业设计英文翻译.docx_第11页
第11页 / 共28页
电气自动化 专业 毕业设计英文翻译.docx_第12页
第12页 / 共28页
电气自动化 专业 毕业设计英文翻译.docx_第13页
第13页 / 共28页
电气自动化 专业 毕业设计英文翻译.docx_第14页
第14页 / 共28页
电气自动化 专业 毕业设计英文翻译.docx_第15页
第15页 / 共28页
电气自动化 专业 毕业设计英文翻译.docx_第16页
第16页 / 共28页
电气自动化 专业 毕业设计英文翻译.docx_第17页
第17页 / 共28页
电气自动化 专业 毕业设计英文翻译.docx_第18页
第18页 / 共28页
电气自动化 专业 毕业设计英文翻译.docx_第19页
第19页 / 共28页
电气自动化 专业 毕业设计英文翻译.docx_第20页
第20页 / 共28页
亲,该文档总共28页,到这儿已超出免费预览范围,如果喜欢就下载吧!
下载资源
资源描述

电气自动化 专业 毕业设计英文翻译.docx

《电气自动化 专业 毕业设计英文翻译.docx》由会员分享,可在线阅读,更多相关《电气自动化 专业 毕业设计英文翻译.docx(28页珍藏版)》请在冰点文库上搜索。

电气自动化 专业 毕业设计英文翻译.docx

电气自动化专业毕业设计英文翻译

Computercontroltechnology

1Computerstructureandfunction

Thissectionintroducestheinternalarchitectureofacomputeranddescribeshowinstructionsarestoredandinterpretedandexplainshowtheinstructionexecutioncycleisbrokendownintoitsvariouscomponents.

Atthemostbasiclevel,acomputersimplyexecutesbinary-codedresults.Forageneral-purposeprogrammablecomputer,fournecessaryelementsarethememory,centralprocessingunit(CPU,orsimplyprocessor),anexternalprocessorbus,andaninput/outputsystemasindicatedinFig.3-1A-1.

Fig.3-1A-1Basicelementsofacomputer

Thememorystoresinstructionsanddata.

TheCPUreadsandinterpretstheinstructions,readsthedatarequiredbyeachinstruction,executestheactionrequiredbytheinstruction,andstorestheresultsbackinmemory.OneoftheactionsthatisrequiredoftheCPUistoreaddatafromorwritedatatoanexternaldevice.Thisiscarriedoutusingtheinput/outputsystem.

Theexternalprocessorbusisasetofelectricconductorsthatcarriesdata,addressandcontrolinformationbetweentheothercomputerelements.

1-1Thememory

Thememoryofacomputerconsistsofasetofsequentiallynumberedlocations.Eachlocationisaregisterinwhichbinaryinformationcanbestored.The“number”ofalocationiscalleditsaddress.Thelowestaddressis0.Themanufacturerdefinesawordlengthfortheprocessorthatisanintegralnumberoflocationslong.Ineachwordthebitscanrepresenteitherdataorinstructions.FortheIntel8086/87andMotorolaMC6800microprocessors,awordis16bitslong,buteachmemorylocationhasonly8bitsandthustwo8-bitlocationsmustbeaccessedtoobtaineachdataword.

Inordertousethecontentsofmemory,theprocessormustfetchthecontentsoftherightlocation.Tocarryoutafetch,theprocessorplaces(enables)thebinary-codedaddressofthedesiredlocationontotheaddresslinesoftheexternalprocessorbus.Thememorythenallowsthecontentsoftheaddressedmemorylocationtobereadbytheprocessor.Theprocessoffetchingthecontentsofamemorylocationdoesnotalterthecontentsofthatlocation.

InstructionsinmemoryInstructionsstoredinmemoryarefetchedbytheCPUandunlessprogrambranchesoccur,theyareexecutedinthesequencetheyappearinmemory.Aninstructionwrittenasabinarypatterniscalledamachine-languageinstruction.OnewaytoachievemeaningfulpatternsistodivideupthebitsintofieldsasindicatedinFig.3-1A-2,witheachfieldcontainingacodeforadifferenttypeofinformation.

Fig.3-1A-2Arrangementofprogramanddatainmemory

Eachinstructioninoursimplecomputercanbedividedupintofourfieldsof4bitseach.Eachinstructioncancontainoperationcode(oropcode,eachinstructionhasauniqueopcode),operandaddress,immediateoperands,branchaddress.

Inarealinstructionsettherearemanymoreinstructions.Thereisalsoamuchlargenumberofmemorylocationsinwhichtostoreinstructionsanddata.Inordertoincreasethenumberofmemorylocations,theaddressfieldsandhencetheinstructionsmustbelongerthan16bitsifweusethesameapproach.Thereareanumberofwaystoincreasetheaddressingrangeofthemicroprocessorwithoutincreasingtheinstructionlength:

variableinstructionfield,multiwordinstructions,multipleaddressingmodes,variableinstructionlength.Wewillnotdiscussthemindetail.

Datainmemorydataisinformationthatisrepresentedinmemoryasacode.Forefficientuseofthememoryspaceandprocessingtime,mostcomputersprovidethecapabilityofmanipulatingdataofdifferentlengthsandrepresentationsinmemory.Thevariousdifferentrepresentationsrecognizedbytheprocessorarecalleditsdatatypes.Thedatatypesnormallyusedare:

bit,binary-codeddecimaldigit(4-bitnibble,BCD),byte(8bits),word(2bytes),doubleword(4bytes).

Someprocessorsprovideinstructionsthatmanipulateotherdatatypessuchassingle-precisionfloating-pointdatatypes(32bits)anddouble-precisionfloating-pointdatatypes(64bits).Thereisanothertypeofdata—characterdata.Itisalsousuallyrepresentedin8bits.Eachcomputerterminalkeyandkeycombination(suchasshiftandcontrolfunctions)onastandardterminalkeyboardhasa7-bitscodedefinedbytheAmericanStandardCodeforInformationInterchange(ASCII).

TypeofmemoryIntheapplicationsofdigitalcontrolsystem,wealsoconcernedwiththecharacteristicsofdifferentmemorytechniques.Forprimarymemory,weneedittobestoredinformationtemporarilyandtobewrittenandgotinformationfromsuccessiveorfromwidelydifferentlocations.Thistypememoryiscalledrandom-accessmemory(RAM).Insomecasewedonotwanttheinformationinmemorytobelost.Sowearewillingtousespecialtechniquestowriteintomemory.Ifwritingisaccomplishedonlyoncebyphysicallychangingconnections,thememoryiscalledaread-onlymemory(ROM).Iftheinterconnectionpatterncanbeprogrammedtobeset,thememoryiscalledaprogrammableread-onlymemory(PROM).Ifrewritingcanbeaccomplishedwhenitisnecessary,wehaveanerasableprogrammableread-onlymemory(EPROM).AnelectronicallyerasablePROMisabbreviatedEEPROM.

1-2TheCPU

TheCPU’sjobistofetchinstructionsfrommemoryandexecutetheseinstructions.ThestructureoftheCPUisshowninFig.3-1A-3.Ithasfourmaincomponents:

anarithmeticandlogicalunit(ALU),asetofregisters,aninternalprocessorbusandcontroller.

Fig.3-1A-3Centralprocessingunit(CPU)

TheseandothercomponentsoftheCPUandtheirparticipationintheinstructioncyclearedescribedinthefollowingsections.

ArithmeticandLogicalUnit(ALU)TheALUprovidesawidearithmeticoperations,includingadd,subtract,multiply,anddivide.ItcanalsoperformBooleanlogicoperationssuchasAND,OR,andCOMPLEMENTonbinarydata.Otheroperations,suchaswordcompares,arealsoavailable.ThemajorityofcomputertasksinvolvetheALU,butagreatamountofdatamovementisrequiredinordertomakeuseoftheALUinstructions.

RegistersAsetofregistersinsidetheCPUinusedtostoreinformation.

InstructionregisterWhenaninstructionisfetched,itiscopiedintotheinstructionregister,whereitisdecoded.Decodingmeansthattheoperationcodeisexaminedandusedtodeterminethestepsoftheexecutionsequence.

Programmer’smodeloftheCPUThecollectionofregistersthatcanbeexaminedormodifiedbyaprogrammeriscalledtheprogrammer’smodeloftheCPU.Theonlyregistersthatcanbemanipulatedbytheinstructionset,orarevisiblyaffectedbyhardwareinputsortheresultsofoperationsupondata,aretheregistersrepresentedinthemodel.

FlagregisterTheexecutionsequenceisdeterminednotonlybytheinstructionbutalsobytheresultsofthepreviousinstructions.Forexample,ifanadditioniscarriedoutintheALU,dataontheresultoftheaddition(whethertheresultispositive,negative,orzero,forexample)isstoredinwhatisknownasaflagregister,statusregister,orconditionregister.Ifthenextinstructionisaconditionalbranchinstruction,theflagwordistestedinthatinstructiontodetermineifabranchifabranchisrequired.

Programcounter(instructionpointer)Theaddressofthenextinstructionislocatedinaregistercalledtheprogramcounter.

DataregistersWhenaninstructionusestheregisterstostoredata,thereferencetotheregisterintheinstructioniscalledregisteraddressing.Thereasonsofmakinguseoftheinternalregisterstostoredataarethattheycanmaketheinstructionsshorterandmakeexecutionfaster.

AddressregistersTheinternalregisterscanalsobeusedforthestorageofaddressofdatainmemorydata.Insuchacase,theinstructionwordcontainsaregisternumber(i.e.aregisteraddress).Intheregisteriscontainedtheaddressofmemorydatatobeusedintheinstruction.Thisformofaddressingiscalledregisterindirectaddressing.Thecontentsoftheregisteraresaidtopointtothedatainmemory.

InternalProcessorBusTheinternalprocessorbusmovesdatabetweeninternalregister.Abusisasetofcloselygroupedelectricconductorsthattransfersdata,address,andcontrolinformationbetweenfunctionalblocksoftheCPU.Datafromasourceregistercanbepassedtoadestinationregisterwhenbothareenabledonto(connectedto)thebus.

ControllerThecontrollerprovidesthepropersequenceofcontrolsignalsforeachinstructioninaprogramcycletobefetchedfrommemory.Atotalprogramcyclecomprisesmanyinstructioncycle,eachinstructioncyclecanbedividedupintoitscomponentmachinecyclesandeachmachinecyclecomprisesanumberofclockcycle.

Inordertofetchaninstruction,forexampleillustratedinFig.3-1A-4,theaddressintheprogramcounterisplacedontheaddresslinesoftheexternalbus(AB)attheonsetofclockcycleC1.Simultaneously,usingacodeonthecontrollinesofthebus(CB),theCPUinformsalldevicesattachedtothebusthatan“opcode”fetchmachinecycleisbeingexecutedbytheCPU.Thememoryallowsthememoryaddresstoselectthememorylocationcontainingtheinstruction.AtC2thecontrollerplacesa“read”commandontothecontrolbuswhichallowsthememorydatatobeplacedontothedatabus.ThecontrollerthengatesthedataintotheinstructionregisterandremovesthereadcommandfromthecontrolbusinC3.AtC4,thecontrollerremovestheaddressfromtheaddressbusandbeginstodecodetheoperation-codeportionoftheinstructiontoseewhatstepsarerequiredforexecution.Thedecodingoperationmaytakeseveralmoreclockcycleattheendofwhic

展开阅读全文
相关资源
猜你喜欢
相关搜索
资源标签

当前位置:首页 > 经管营销 > 经济市场

copyright@ 2008-2023 冰点文库 网站版权所有

经营许可证编号:鄂ICP备19020893号-2